Introduction
Power, dissipation has become a critical VLSI design concern in recent years [3] . A substantial amount of research is being conducted at the algorilhmic [3] .
archirecrural (such as pipelining [4] and parallelprocessing) logic [51, [6] , and circuit [7] ,[81 levels in order to develop power reduction techniques. Most of these efforts focus on reducing the on-chip dynamic power dissipation of CMOS circuits, which at a node is given by P=(I/Z)TCV,*f ( I ) where T i s the transition activity at the node, C is the capacitance (the product TC represents the total switching capacitance), V is the supply voltage, and f
.is the frequency of operation. Because of appreciable C values, transition on the system busses result in considerable power dissipation. Tu address this problem various signal encoding schemes have been proposed in the literature [91, [IO] , [ I l In this paper, we propose an instructionencoding scheme for ASIPs based on the popularity of instructions. We then show that OUT scheme results in 0-7803-7523-8/02/$17.00 82002 IEEE lower switching activity in the controller circuit (for a given data path) as compared to some other standard encodings. Finally we state the limitations of this scheme and the state the direction that our future work might take.
Relating entropy and bus transition activity
In [I] , upper and lower bounds on signal transition activity for any coding algorithm have been denved.
The hounds a r e asymptotically achievable if the process is stationary and ergodic. We state their theorem (without pro00 as follows: -
Theorem:
I) Let X b e the entropy rate of a stationary and ergodic process {Xi).
2) The symbols be coded in a uniquely decodable manner into bits represented by the binary random variables B,,B, ,....,
employing an expected number of R(>HJ bitshymbol.
The bits be transmitted in some arbitrary manner over a finite set of wires such that a receiver can uniquely decode the bits, and T be the expected number of transitions in the bits on the wires per symbol, then 3)
4)

H ' ( H / R ) R S T S ( l -H ' ( H / R J ) R (5)
Thus, the bounds on the switching activity are related tu R, the number of bits used to encode a symbol.
Hence, if we could decrease R by appropriate encoding, we can minimize the switching activity.
Application of Huffman's Algorithm in Reducing Switching Activity in an ASIP
The programs that are run on an Application Specific Instruction Processor (ASIP) are typically very similar in terms of the instructions constituting the program code. Hence, the probability of occurrence of an instruction (op-code) in a program can be found to a great deal of accuracy by getting frequency statistics for reasonably large number of benchmark programs.
Once we get the instruction probabilities, we can use these probability values for encoding the instruction.
The encoding we use for our instruction set architecture is Huffman Coding with Zero Padding.
Our algonthm for generating instruction opcodes takes a set S of tuples <instruction, probability> as input and outputs another set T of tuples <instrucrion, machine code>. The algorithm can be given as below: 
o each r i g h t edge. f o r v i c e -v e r s a ) .
N Finally each imtrucrion is represented at a leaf of //the rree. The machine code corresponding to it is the / b i t string obtained on traversing the parh from root //to rhat leaf.
Get the s i z e k of the l a r g e s t i n s t r u c t i o n s ,
Pad a l l the i n s t r u c t i o n machine codes with O s f o r 1s) on the l e f t such that s i z e o f a l l instructions i s k.
End
As we can see, the machine codes of all instructions are forced to he of the same length by suitably padding (by Os) the huffman codes at their MSB side. where probfns;) corresponds to the probability that ns, is I and probgfi,,i, ,..., i,ps,.ps, ,. ., psx)J corresponds to the probability that fifii,i2 .. .., iM,ps,,ps2 ,.., psN) is unrolled k (user-defined parameter) times. As illustrated in Fig. I . we can construct a set of nonlinear equations corresponding to this k-unrolled network, which will partially take into account the correlation between the state lines, when computing the state line probabilities.
Estimating Switching Activity in Sequential Circuits
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To calculate the switching activity, we find the switching between the kth and the 'k+l'th stage unrolled circuit and sum it over the k stages.
Design and Implementation
We designed an instruction set architecture based on the proposed encoding scheme. We also designed an estimator that takes a sequential logic circuit (and its input characteristics) as input and finds the corresponding switching. We fed implementations of different ISAs to the estimator to get switching activity statistics and compared our ISA with ISAs based on other encodings. (For exnmple: Gray coding, Binary Coding).
Steps of Design
Design of Instruction Set Architecture
A minimal closed set of instructions was decided. The set is given below. Using various benchmark assembly (of Alpha-AXP) DSP programs (For example: Sort, Fibcall, Matrix Multiply, Compress, Laplace etc.) probability statistics of these instructions were calculated by a Statistical Analyzer.
Design and Specification of Control and Data Path
The data path was designed for execution of each instmction. The machine specifications are given below.
4-bit operands can be processed
There are 2 registers Accumulator-based machine We chose very simple specifications because the datapath was manually constructed.
The controller was designed using the instruction (machine) codes obtained above.
The control and data path obtained were now specified on a CUI called Digisim.
DigiSim is a Java-Swing based tool developed by us which allows specifications of circuits and ICs and saving them in standard formats (".ckt" and ".IC") designed for this purpose.
The net list corresponding to the specified circuit was extracted. (i.e. the interconnections among gates). We used Scilab [I61 to solve these nonlinear equations.
Experimental Results
The switching activity results for four benchmark programs are presented in Fig 4, 5, 6 and 7. The switchings are presented for the. control path circuit only. This is because switching in the data path circuit will remain constant irrespective of the machine encoding of instructions. Huffman coding (two sets, Encoding I and Encoding 2. corresponding to the same instmction set and same probability statistics) is compared with binary coding and Gray coding. As expected. Huffman code gives better results (less switching activity) than other encodings in all cases. This is true both for switching activity per clock cycle as well as switching activity per line per clock cycle (Note: Different encodings yield control path with different number of lines). However, the extent of reduction differs for different programs. This is because of different instruction mixes.
However, one issue that needs to be addressed is the dependence of hardware complexity on the encoding scheme. Our scheme is found to reduce the switching activity per line (Figures 5 and 7) . but increase in number of lines can result in increased static power consumption. This is a tradeoff issue and will be studied in our future work.
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